P ROCEDURES IN IEEE P 1687 Farrokh Ghani Zadegan , Urban Ingelsson , Erik Larsson Gunnar Carlsson
نویسندگان
چکیده
Modern chips may contain a large number of embedded test, debugging, configuration, and monitoring features, called instruments. An instrument and its instrument access procedures may be pre-developed and reused, and each instrument—in different chips and through the life-time of a chip—may be accessed in different ways, which requires retargeting. To address reuse and retargeting of instrument access procedures, IEEE P1678 specifies a hardware architecture, a hardware description language, and an access procedure description language. In this paper, we investigate how P1687 facilitates instrument access procedure reuse and retargeting.
منابع مشابه
Analysis and Optimization for Testing Using IEEE P 1687
The IEEE P1687 (IJTAG) standard proposal aims at providing a standardized interface between on-chip embedded test, debug and monitoring logic (instruments), such as scan-chains and temperature sensors, and the Test Access Port of IEEE Standard 1149.1 mainly used for board test. A key feature in P1687 is to include Segment Insertion Bits (SIBs) in the scan path. SIBs make it possible to construc...
متن کاملA S Tudy of I Nstrument R Euse and R Etargeting in P 1687
Modern chips may contain a large number of embedded test, debug, configuration, and monitoring features, called instruments. An instrument and its instrument data, instrument access procedures, may be pre-developed and reused and instruments may be accessed in different ways through the life-time of the chip, which requires retargeting. To address instruments reuse and retargeting, IEEE P1678 s...
متن کاملTest Planning for 3D Stacked ICs with Through-Silicon Vias
Test planning for core-based 3D stacked ICs with trough-silicon vias (3D TSV-SIC) is different from test planning for non-stacked ICs as the same test schedule cannot be applied both at wafer sort and package test. In this paper, we assume a test flow where each chip is tested individually at wafer sort and jointly at package test. We define cost functions and test planning optimization algorit...
متن کاملTest Planning for Core-based 3D Stacked ICs under Power Constraints
Test planning for core-based 3D stacked ICs under power constraint is different from test planning for non-stacked ICs as the same test schedule cannot be applied both at wafer sort and package test. In this paper, we assume a test flow where each chip is tested individually at wafer sort and jointly at package test. We define cost functions and test planning optimization algorithms for non-sta...
متن کاملAssociation between circulating endostatin, hypertension duration, and hypertensive target-organ damage.
Our aim is to study associations between circulating endostatin, hypertension duration, and hypertensive target-organ damage. Long-term hypertension induces cardiovascular and renal remodeling. Circulating endostatin, a biologically active derivate of collagen XVIII, has been suggested to be a relevant marker for extracellular matrix turnover and remodeling in various diseases. However, the rol...
متن کامل